I. INTRODUCTION
N ANALOG signal processing the noise behavior of the I electronic circuits is of paramount importance, especially at higher frequencies, where the noise factor increases significantly. In this paper a new Figure of Merit (FOM) for the high-frequency noise behavior of a bipolar transistor, driven by a purely resistive source, is defined. This FOM (which should not be confused with the noise factor, sometimes also called noise figure) is shown to be convenient for assessing silicon technological development with respect to high-frequency noise behavior. In conclusion, a comparison with capacitive sources is carried out illustrating the applicability of the FOM in practical situations where the applied sources are nonohmic.
We start from a simple Ebers-Moll model but take into account the base resistance and the influence of the emitter resistance and derive an expression for the noise factor as function of frequency, bias current and device geometry [l] . The Figure of Merit proposed, is defined as follows:
f~c ( d B ) = the frequency at which the noise factor F , optimized with respect to bias current and device geometry, has increased to a specified value (e.g., F = 1.5 or 2.0 dB).
This optimization relates the proposed Figure of Merit to technological processes rather than to devices. Using the formulas to be presented, insight can be gained in the highfrequency noise behavior of a given process, thereby obviating the need for full transistor characterization and extensive computations.
THE NOISE MODEL OF THE FIRST STAGE TRANSISTOR
As starting point for our noise study, we use the circuit shown in Fig. 1 . In this figure, the basic bipolar transistor equivalent circuit is given with its dominant noise sources and In effect, we neglect the influence of Re on the ac signal transfer and transfer Re's associated thermal noise source to the input. The influence of the emitter resistor Re can be investigated by studying a chain parameter description of the intrinsic transistor combined with the emitter resistance. The chain parameters, which relate the output directly to the input quantities, are defined as follows:
Based on the equivalent small signal circuit of a bipolar transistor with its parasitic resistors Tb and Re in Fig. 1 
with current gain and cut-off frequency given by:
C b l e is the sum of the emitter diffusion and depletion capacitances (ge.70 + C T E ) , in which TO is the base transit time.
In forward operation c b f , is equal to the collector depletion capacitance CTC, so that the cutoff frequency may be written as:
T ( T e ( c T E f CTC) + T O ) '
This expression takes into account the emitter geometry. Based on Fig. 3 the noise voltage U, network, expressed in terms of the chain parameters of the transistor, is on inspection:
Using the simplified expressions for the chain matrix parameters of (6) we obtain for the noise factor:
In the dc limit when f approaches zero it can be shown that this is exactly equivalent to the result of van der Ziel
[2]. If we assume p >> 1 and W T e C b f c << 1 we can further simplify our calculations, without introducing serious error, to the formulation for the noise factor given in [7] : (9) This expression for the noise factor takes into account the current gain p, the base resistance Tb. the delay time TO and the depletion capacitances C T E and C T C . This is in contrast with the noise analysis of Hawkins [8] and van der Ziel [2] which neglect the base collector capacitance cb'c(%!Tc). In the analysis of [2] however, the correlation between collector and base shot noise sources (which occurs at high frequencies) has been included. This is an effect which manifests itself most clearly when determining the optimum noise reflection parameter (which is needed to achieve the minimum noise factor) for devices with an extremely low base resistance. This correlation is a second order effect which would unnecessarily complicate our equations and has thus been ignored. To obtain a noise FOM independent of the source impedance level, normalization and scaling of the device under consideration have proven useful. In the remainder of this paper we introduce a reference transistor that is representative for a particular process. This reference transistor is described by the parameters 70, / 3, T b , C T E and C T C ; the parameters 7 0 and , O are mainly process dependent, T b , CTE and CTC are also dependent on geometry. For optimization purposes, we introduce the emitter length multiplication factor L, (see Fig. 4) , being the ratio of the emitter length of the transistor under consideration and the reference transistor. We assume that the depletion capacitances are linearly proportional to the multiplication factor L , and that the base resistance is inversely proportional to Le. So for a transistor with an arbitrary multiplication factor (9) becomes:
Noting that re and thus r are current-dependent, the noise factor can be optimized with respect to the bias condition. We assume that TO, C T E , CTC and rb are current-independent. The optimization is carried out by solving for the minimum in the noise factor function:
Substituting in (1 1) yields:
This is a function of the normalized frequency R and normalized scaling factor s. Determination of an optimum value for s is not straightforward. In particular at low frequencies ( F = Fo) there is no distinct optimum for s. This problem may be circumvented by setting the noise factor to a constant arbitrary value F, > FO (e.g., 2 or 3 dB) and maximizing the corresponding frequency (see Sopt z5 -.
(15)
where:
The normalized quantities r, r and R are geometryindependent; r is the ratio of the time constant determined by Substituting sopt in (14) and using the definitions of R and r we solve for our Figure of Merit, namely; the frequency f F c for which the noise factor reaches the value F,.
T b ( C T E + C T C ) and the transit time 7 0 .
Here max(rR2) is the right-hand side of (14) for s = sopt. 
J/4r270rb(c~~ + C T C )
Alternatively, the fit function may be used to compute the optimized noise factor corresponding to a given bandwidth and process parameters:
-0.0117 + 0.05 +
VI. CHOICE OF THE PARAMETER VALUES
The capacitances CTE and CTC, although slightly bias dependent, have been treated as constant in the optimization process. Realistic values for C T E and C T C . corresponding to the normal forward bias condition must be employed. To avoid overly optimistic results we take C T E = 2.Cje (twice the zero bias emitter-base depletion capacitance) and CTC = Cj, (the zero bias collector-base depletion capacitance).
We also assume r b to be independent of the bias current, but we take the width modulation of the neutral base into account by lowering the base resistance under the emitter, using [9]: in which:
RBC the constant part of the base resistance, RBV maximum of the variable part of the base resistance, VDE emitter-base diffusion voltage, and QBO the base charge at zero bias.
We have chosen p M h F E m a x ; r~ is obtained by extrapolating from the f~ characteristic at v b c = 0. 
VII. RESULTS
In order to test the validity of our calculations and approximations the accurate compact transistor model MEXTRAM [9] as implemented at the TU-Delft in Hewlett-Packard's Microwave Design System (MDS) has also been used to calculate the noise factor. The MEXTRAM model combines the benefits of a compact circuit model with the accuracy and insight of a physical device model.
The transistors were optimized in scale and bias to maximize the frequency at which the noise factor reaches the value of 2 dB (F, = 2 dB). The optimized multiplication factor for the length of the emitter becomes:
We have treated three different processes, namely: a conventional oxide-isolated process (A), a modem production process [lo] (B) and an advanced experimental process [ l l ] (C). The calculated noise factor as function of frequency is plotted in Fig. 7, 8 and 9 for these three processes using the previously developed equations and the complete MEXTRAM model. It is clear from these figures that for frequencies where wr,Cb~, << 1 both curves fit tightly. The results are summarized in Table I .
In these figures the analytical calculations neglect the emitter resistance Re. This can be noted in Fig. 9 which is related to a modem device with a relatively high emitter resistance. Here, the constant difference in level between the two calculated noise factors is caused by the absence of Re in our equations. If we, however, modify the value of the base resistance by adding the emitter resistance Re to it, the resulting curve will coincide with the numerical simulation. Figure of Merit is also valid for silicon process comparison in the event that the source impedance is not purely ohmic. We consider further a signal source that is purely capacitive (see Fig. 10 ). This situation can be found in the case of a photodiode or capacitive sensor as signal source. With a capacitive source the use of the noise factor F is no longer convenient; it is more logical to transform the noise sources of the bipolar transistor to one single equivalent current noise source at the input. The value Using the description of the first stage transistor as given in Section 3 and ignoring some minor terms, the following noise spectrum of the equivalent noise current at the input may be found:
VIII. FURTHER JUSTIFICATION OF THE USE OF THIS FIGURE OF MEFUT It is interesting to know if this
In wide-band amplifiers one is interested in the equivalent noise current at the input for a given bandwidth f 2 and source capacitance C,. To obtain the equivalent noise current we integrate the noise spectrum over the bandwidth f 2 , yielding:
The noise spectrum of (21) is plottesn Fig. 11 ; the shaded area below the curve is a measure of i:ot. Restricting ourselves to the dominant terms for the linear and quadratic region of the noise spectrum as depicted in Fig. 11 (which is usually valid in the case of wide band amplifiers) and scaling with respect to the emitter length using: rb + rb/Le and WT = l / ( r e . Le . CT + TO) where CT = C T E + CTC we can reduce with respect to the bias condition ( r e ) and the
Equation (24) gives the equivalent noise current for a bipolar input stage with a capacitive source impedance optimized both for bias and geometry. Note that the expression found allows us to normalize for the capacitance, so that it is possible to define the equivalent noise current per pF for a given bandwidth. The equivalence noise current per pF for a bandwidth of 2 GHz has been calculated for a number of processes using (24) and plotted in relation to the results found for an ohmic source using (18) (see Fig. 12 ). From this we can conclude that the Figure of Merit as proposed is a real measure of quality for a given silicon process even when the source impedances are capacitive. For inductive sources a similar approach can be used. In this case, however, optimization of the emitter length with respect to the noise behavior will tend to give a resonant solution for the input circuit, consisting of the source inductance and the depletion capacitances CTE and C T C . This resonance, although useful in reducing the noise level will, in general, significantly deteriorate the transfer characteristic of the amplifier. For this reason we find that a device optimized in bias and geometry for a purely inductive source is of limited interest for the wide band amplifier case. A more detailed treatment is beyond the scope of this paper.
IX. CONCLUSION
A new Figure of Merit for the high-frequency noise behavior of a bipolar transistor with optimum bias and emitter length has been presented. We have kept the expressions as compact as possible while taking into account all dominant parameters with respect to noise. Using the results, process technologies may be rated with respect to their high-frequency noise behavior, without requiring full transistor parameter sets. This Figure of Merit for high-frequency noise behavior can be useful to process developers and designers in assessing competing technologies.
As a final illustration progress in silicon process technology with respect to high-frequency noise behavior is reviewed in Fig. 13 . F,, = ~G H~ has been plotted for processes from 1981 to the present. The introduction around 1982 of selfaligned bipolar process technology [15] resulted in a substantial decrease in the lowest achievable noise factor for a given bandwidth. Self-aligning, which facilitates the use of smaller geometries in combination with other technological improvements, has led to large reductions in base resistance and depletion capacitances due to the smaller lateral dimension and the availability of very shallow junctions leads to a reduction of the delay time TO. For the moment, performance is relatively stable, yielding a noise factor of approximately 1 dB at 2 GHz. Results for a number of recently described processes are listed in Table 11 . We anticipate that the further maturation of silicon-germanium IC processes will lead to significant reductions in the noise factor. 
